US5954815

Invalidating instructions in fetched instruction blocks upon predicted two-step branch operations with second operation relative target address