US595481505/18/2016 Invalidating instructions in fetched instruction blocks upon predicted two-step branch operations with second operation relative target addressShare Article Back